

# Design and Optimization of TMO- ReRAM Based Synaptic Devices

**J.F. Kang<sup>1#</sup>, B. Gao<sup>1</sup>, P. Huang<sup>1</sup>, Z. Chen<sup>1</sup>, L.F. Liu<sup>1</sup>,  
X.Y. Liu<sup>1</sup>, S.M. Yu<sup>2</sup>, H.-S. P. Wong<sup>3</sup>**

#E-mail: kangjf@pku.edu.cn

<sup>1</sup>Institute of Microelectronics, Peking University

<sup>2</sup>School of CIDSE, Arizona State University

<sup>3</sup>Department of Electrical Engineering, Stanford University

# Outline

- **Introduction**
- **Physical Mechanism**
- **Defect Engineering Approach**
- **Optimization of Synapse**
- **Summary**

# Outline


- **Introduction**
- **Physical Mechanism**
- **Defect Engineering Approach**
- **Optimization of Synapse**
- **Summary**

## □ Resistive Switching (RS)


- Many materials have been used to demonstrate the reversible bi-stable resistance states (LRS and HRS), which can be switched by voltage, named as *resistive switching (RS)*

## □ RRAM


- These RS materials can be used to construct a device, with a typical sandwiched structure, termed as RRAM (Resistive-switching Random Access Memory).



## □ Two Switching Modes [#]



depend on amplitude of applied voltage but not on polarity



depend on the polarity of the applied voltage


[#] H.-S. P. Wong et al., Proc. IEEE, 100, p.1951, 2012.

## □ Excellent performances have been demonstrated in transition metal oxide (TMO)-ReRAM [1-6].

- **Scalability:** <10nm devices demonstrated [1-2]
- **Compatibility with CMOS using fab-friendly materials** [1-4]
  - $\text{HfO}_2$ ,  $\text{TaO}_x$ ,  $\text{WO}_x$ , Ti, Ta, TiN, NiSi
- **Switching speed:** <1ns [6]
- **Switching voltage:** <1.5V
- **Endurance:** >10<sup>10</sup> cycles [5]
- **Retention:** >10 yrs [6]
- **Read disturb:** >10<sup>10</sup> times [3]

- [1] K-S Li et al, VLSI-T2014,
- [2] C-W. Hsu et al, IEDM2013
- [3] W. Chien et al, IEDM2010.
- [4] X.A. Tran et al, IEDM2011
- [5] H.Y. Lee et al, IEDM2010.
- [6] Y.S.Chen et al, IEDM2009

## □ Capability to High Density Integration [1,2]



## ✓ 32/16 Gb Test Chips have been demonstrated [3,4]

[1] H.-Y. Chen, et al., IEDM2012, p.497 (Stanford & PKU);

[2] ITRS 2013, <http://www.itrs.net>, PIDS Chapter




[3] T-Y Liu et al, ISSCC2013, p493 (Sandisk & Toshiba)

[4] R. Fackenthail, et al, ISSCC2014, p338 (Micron & Sony)

## □ New Function Application

### ■ Concept of RRAM based memristor [1]

- Memristive switches: both store logic values and perform logic operations [2]




$q' \leftarrow pIMPq$

In	In	Out
$p$	$q$	$q'$
0	0	1
0	1	1
1	0	0
1	1	1

[1] D. B. Strukov et al, Nature 2008, 453, p.80

[2] J. Borghetti, Nature 2010, 464, p.873-876

## ■ RRAM based synapses for neuromorphic computing systems [#]



**[#] S.M. Yu et al, IEDM2012, p.239 (Stanford and PKU)**

**Most demonstrated in the bipolar switching mode**

## □ For applications

- Understand the physical mechanisms of RS
- Seek technical solutions to construct RRAM devices to achieve targeted performances [1]

## □ In this talk, we will also address


- Low energy and robust synapse performances of TMO-RRAM [2, 3]
  - Potential for application in a neuromorphic visual system [2]
  - .....
- [1] B. Gao, et al. IEEE T-ED, 60(4), pp 1379, 2013;  
[2] S. Yu, et al. IEDM 2012, p.239;  
[3] B. Gao, et al, ACS Nano, 8, p. 6998, 2014

# Outline

- Introduction
- **Physical Mechanism**
- **Defect Engineering Approach**
- **Optimization of Synapse**
- **Summary**

### □ For the resistive switching (RS) behavior of TMO-RRAM

- Filament effect has been widely accepted
  - RS is due to the formation and rupture of conducting filaments



R. Waser, *Nature. Mat.* 2007

**However, the physical natures of filaments and the crucial effects to dominate the formation and rupture of filaments are still argued**

- Conducting filament (CF) type:  $V_o$  or metallic ions?
- Dominant effect for SET/RESET: G-R or S/D? Thermal or E-field?
- Mechanisms of unipolar and bipolar: Same or not?

## □ A Unified Physical Mechanism [1,2]


- **To clarify fundamental properties of resistive switching behaviors in TMO-ReRAM**

[1] N. Xu et al, VLSI-T 2008, p.100

[2] B. Gao et al, IEDM2011, p.417

## □ The mechanism is based on filament effect on RS [3]

[3] R. Waser, Nature. Mat. 2007




**The unified physical mechanism is proposed to clarify these argued issues:**

- **Microscopic physical properties correlated with resistive switching in TMO-based RRAM (**including unipolar and bipolar**)**
- **To explain various resistive switching characteristics observed in TMO-RRAM**
- **To predict performances of TMO-RRAM**

## Schematic microscopic properties of RS in TMO-RRAM

(B. Gao et al, IEDM2011, p.417)



$$p = \exp[(eLE - \varepsilon_V^f) / kT]$$



$$\bar{N}_V = \frac{t}{t_0} N_{LO} p$$

$$\Delta N_V = \sqrt{N_{LO} \frac{t}{t_0} p (1 - \frac{t}{t_0} p)}$$

1. **Filament:** A percolation path consisting of  $V_O$  defects
2. **Formation and rupture of filaments** are correlated with generation and recombination of  $V_O$
3. **Forming/SET:** Generation of new  $V_O$  defects and  $O^{2-}$  ions induced by E-field and thermal effects in rupture region

- $V_O$  defects may be in different states:
  - ✓ Filled state ( $V_O$ ) with 2 electrons in  $V_O$
  - ✓ Unfilled state ( $V_O^{2+}$ ) w/o electron in  $V_O$

## Schematic microscopic properties of RS in TMO-RRAM




**4. RESET: Recombination among charged  $V_o^{2+}$  and  $O^{2-}$**

### 5. Two essential conditions for RESET

- 1) Occurrence of  $V_o^{2+}$  states induced by a critical E-field
- 2) Presence of moveable  $O^{2-}$


**Formation of the state  $V_o^{2+}$  in the filament at a critical E-field**



(b) Schematic views for oxygen vacancies with electrons depleted

- ✓ significant capture section
- ✓ stable recombination state (LO)

## 6. Conduction Properties: due to electron transport along $V_o$ filaments



- **Semiconductor-like:  $V_o$  are separated from each other**
- **Metallic-like:  $V_o$  are closed each other in the clustered**
- **First principle calculations support this opinion**

# Outline


- Introduction
- Physical Mechanism
- Defect Engineering Approach**
- Optimization of Synapse**
- Summary**

- **The resistive switching characteristics are correlated with geometry of  $V_0$  filament**
  - **generation, recombination, and distributions of  $V_0$**
- **It is crucial to control  $V_0$  distributions and filament geometry to achieve targeted performances**

- According to crystal defect theory, the generation and recombination probability of Vo is governed by

$$p = \exp\left(\frac{\gamma E_{loc} - \epsilon_a}{kT}\right) \quad E_{loc}: \text{Local electric field}$$

- A Defect Engineering Approach is proposed [\*]




[\*] B. Gao et al, IEEE Tran. ED, Vol 60, p.1379, 2013



## A Defect Engineering Approach is proposed

### A. Material-Oriented Cell Design



### B. Innovation Operation Scheme



## A. Material-Oriented Cell Design

Calculated formation energy  $\epsilon_f$  of  $V_o$  [1, 2]

	Undoped (eV)	Ti (eV)	Al (eV)	La (eV)	Ga (eV)
HfO <sub>2</sub>	6.53/6.40 <sup>a</sup>	6.48	4.09	3.42	—
ZrO <sub>2</sub>	6.37/6.09 <sup>b</sup>	6.11	3.66	3.74	3.77

a) A. S. Foster et al. PRB 65, 174117(2002) ; b) A. S. Foster et al. PRB 64, 224108(2001) ; c) T. R. Paudel et al. PRB 77, 205202(2008)

Trivalent La or Al doping could effectively reduce  $\epsilon_a$

[1] H.W. Zhang et al, APL 96, 2010      [2] B. Gao et al, VLSI2009




## ***A. Material-Oriented Cell Design***

- **In the resistive switching (RS) layers of Al- or La-doped  $\text{HfO}_2$  or  $\text{ZrO}_2$  [1-2]**
  - **$V_o$  are preferentially generated near the trivalent Al or La sites**
  - **Filaments are preferentially formed along the dopant sites**
  - **Better controllability of resistive switching could be achieved by using proper doping approaches**


[1] H.W. Zhang et al, APL 96, 2010      [2] B. Gao et al, VLSI2009



**A. Material-Oriented Cell Design: Doping Effect**





**Vo distributions and CFs are full-randomly**



**Vo and CFs are formed near the dopant sites**





## Improved Uniformity by proper doping




**Expected uniformity improvement is identified by experiments**

## Gradual transitions both in SET and RESET



- **Better controllability on RS processes achieved in doped HfOx devices**
- **This is beneficial for RRAM as a synapse**

## B. Innovation Operation Scheme





- $V_o$  density is dependent on local electric field and switching time
- Operation schemes (switching time and local electric field) can be used to control  $V_o$  distributions

**Different operation schemes can be expected to achieve different response characteristics!!**




## B. Innovation Operation Scheme



**Non linear resistance change as a function of pulses is observed when short pulses are applied.**

## B. Innovation operation scheme




**Nearly linear resistance change with pulses is realized when wider pulses are applied.**

# Outline


- Introduction
- Physical Mechanism
- Defect Engineering Approach
- **Optimization of Synapse**
- **Summary**

## □ Neuromorphic Visual Systems





[\*] SRAM based CMOS hardware (IBM, CICC 2011)

- A great amounts of synapses are needed
- A typical CMOS-based binary synapse consisted of a 8T-SRAM cell [\*]
- New synapse is needed



## □ TMO-RRAM-based synapse is promising




Analogy between biological and artificial RRAM synapse.


Analogy between biological and RRAM based neural networks.

# □ Optimization of Synapse

**Artificial Visual System-based on RRAM and Winner-Take-All algorithm is constructed**




**Integrated-and-fire neuron circuit**




**1<sup>st</sup> layer: 32×32 neurons; 2<sup>nd</sup> layer: 4×4 neurons  
between 1<sup>st</sup> layer and 2<sup>nd</sup> layer: 16348 RRAM synapses**

## Multi-level resistance states and ultra-low spike energy $< 1\text{pJ}$ are demonstrated [#]

[#] S. Yu, et al, IEDM2012, p.239




Dependence of energy/spike on initial R for training process



Measured and fitted training process with pulse amplitudes.


## A model is developed for the training process of TMO-RRAM synapse



- Resistance variation effect during training process
- Model parameters can be extracted from measured data.



## Resistance Evolution under 400 RESET pulses




- In low resistance regime, fluctuation is smaller but suffers from high spike energy
- In high resistance regime, low spike energy but larger fluctuation presented


**Larger fluctuation or variation may cause degradation of recognition accuracy of the neuromorphic systems**



## Training Images and Initial Conductance Map



**2D Gaussian bar:  
Random center and  
random orientation**




**Before the training  
randomized around 20k $\Omega$**




## Resistance Diverges and Orientation Map Emerges


During the training



After the training




Can we realize synaptic performances with both low spike energy and high recognition accuracy ? ?



Geometric mean of more than 2 devices in parallel can significantly suppress the impact of intrinsic fluctuation effect

## Optimized architecture of a neuromorphic system using robust synapse is proposed


- A 1D1R synaptic cell is introduced
- 1D is applied to perform logarithm function on the device resistance



**Geometric mean calculation on resistance is replaced by the logarithm function.**



# Simulated System Accuracy




- **Single RRAM device**
- **Geometric mean of two devices**
- **Two parallel 1D-1R cells**

- **Significant improvement on recognition accuracy is achieved by the architecture of 2 parallel 1D1R.**
- **Array integration approach is a great challenge**


## □ 3D vertical ReRAM array architecture as synapses

- Easily to achieve high density of integration
- Significantly to immunize resistance variation during training process of synapses




**A synapse: devices in the same pillar electrode**

- Measured training process of top and bottom ReRAM devices in the 3D vertical array
  - 2 layered devices are fabricated
  - Nearly constant device performance both in top and bottom layers is measured.
  - Significantly improved accuracy achieved.



## □ Measured training process for the 3D vertical synaptic devices

- Different initial R states can be achieved by different current compliances
- Initial R is set to  $\sim 1\text{M}\Omega$ , maximum energy consumption per spike  $< 1\text{ pJ}$ .



B. Gao et al, ACS Nano 8, 6998, 2014

# Outline

- Introduction
- Physical Mechanism
- Defect Engineering Approach
- Optimization of Synapse
- **Summary**

- ❑ **A unified physical mechanism is proposed to elucidate the resistive switching of TMO-RRAM**
- ❑ **A defect engineering approach is developed to design and optimize RRAM performances**
- ❑ **Excellent controllability on RS behaviors is demonstrated in optimized RRAM devices based on the defect engineering approach.**

- ❑ **Multi-level resistance states are realized in the optimized RRAM**
- ❑ **Robust synaptic behaviors with sub-pJ energy per spike are realized in the optimized RRAM**
- ❑ **Optimized architectures of TMO-RRAM synapse are proposed to improve system performances.**