Magnetic tunnel junctions and magnetic logic circuits driven by spin-orbit torques

P. Gambardella

Department of Materials, ETH Zürich, Switzerland









The Apollo Guidance Computer





Images from NASA and Wikipedia

The magnetic core memory

Magnetic-core memory was the predominant form of randomaccess computer memory between 1955 and 1975. It was used in the Apollo Guidance Computer and Space Shuttle IBM flight computers until 1990.



- Non-volatile
- Clock rate of ~1 MHz.
- 32 kilobits per cubic foot
- 1 cent per bit.



A modern magnetic random access memory



Chappert, Fert & Van Dau, Nat. Mater. 2007

Need for fast & nonvolatile memories



Beyond-CMOS electronics



Salahuddin and Datta, Nat. Electr. 1, 442 (2018)

Interconversion of linear momentum, angular momentum & ...



The spin Hall effect



Dyakonov and Perel, JETP Lett. **13**, 467 (1971) Kato et al., Science **306**, 1910 (2004) Wunderlich, Phys. Rev. Lett. **94**, 047204 (2005) Sinova et al., Rev. Mod. Phys. **87**, 1213 (2015)





 $\theta_{SH}(Pt) = 0.05 - 0.2$ $\lambda_s(Pt) = 1 - 14 nm$

The Rashba-Edelstein effect



Electrons move in an uncompensated *E*-field: $B_R \sim \nu \times E \sim j_c \times \hat{z}$

$$\boldsymbol{B}_{R} = \frac{\alpha_{R}}{2\mu_{B}^{2}} (\boldsymbol{j}_{c} \times \hat{\boldsymbol{z}}) \qquad \delta m_{y} = \frac{\mu_{B} m_{e}^{*} \alpha_{R}}{e\hbar E_{F}} j_{c}$$

The Rashba field induces a homogenous in-plane spin polarization

Edelstein, Solid State Commun. 1990; Manchon Nat. Mater. 2015; PG and Miron, Phil. Trans. R. Soc. 2011

Current induced spin-orbit torques in FM/NM bilayers



Spin Hall effect



Rashba-Edelstein effect Interface spin Hall effect Spin-dependent scattering

Manchon et al., Rev. Mod. Phys. 91, 035004 (2019)

Spin-orbit torque induced switching of a single ferromagnetic layer





- Transfer of orbital to spin momentum
- Efficient spin injection/No polarizer
- Compatible with PMA
- Scalable
- CMOS compatible
- Three-terminal devices



Miron et al., *Nature* **476**, 189 (2011)

Current-induced domain wall motion in Pt/TmIG: expansion



Vélez et al., Nat. Comm. **10**, 4750 (2019)

Spin-orbitronics

Functionalities & applications



Materials



Manchon, PG et al., Rev. Mod. Phys. 91, 035004 (2019)

Two-terminal vs three-terminal MTJs



STT-MTJ

Perpendicular SOT-MTJ

Three-terminal spin-orbit torque MTJs



Three terminals are more than two



Kato et al., Phys. Rev. Appl. 10, 044011 (2018)

Wang et al., Nat. Electron. 1, 582 (2018)

 H_{x} (Oe)

100

200

STT vs SOT magnetization dynamics

STT - MTJ





Fast and reliable switching of SOT-MTJs



Cubukcu et al., IEEE TM **54**, 9300204 (2018) Cubukcu et al., APL **104**, 042406 (2014)





Aradhya et al., Nano Lett. 16, 5987 (2016)

Time-resolved measurements of 3-terminal MTJs driven by SOT, STT, VCMA

Imec - Interuniversity Microelectronics Centre, Leuwen, Belgium

00

K, Garello, F. Yasin, S. Couet, G.S. Kar

ETH Zurich

E. Grimaldi, V. Krizakova, G. Sala, PG

Three-terminal SOT-MTJ



E. Grimaldi, V. Krizakova, K. Garello, PG et al., Nat. Nanotech. 15, 111 (2020)

Bias voltages in a three-terminal SOT-MTJ



E. Grimaldi, V. Krizakova, K. Garello, PG et al., Nat. Nanotech. 15, 111 (2020)

After-pulse switching probability



E. Grimaldi, V. Krizakova, K. Garello, PG et al., Nat. Nanotech. 15, 111 (2020)

Single-shot measurements of SOT switching in a 3T-MTJ



E. Grimaldi, V. Krizakova, K. Garello, PG et al., Nat. Nanotech. 15, 111 (2020)

Analysis of single-shot SOT switching events at low in-plane field





Analysis of single-shot SOT switching events at large in-plane field



Origin of the incubation and reversal time in SOT switching



E. Grimaldi, V. Krizakova, K. Garello, PG et al., Nat. Nanotech. **15**, 111 (2020) Baumgartner et al., Nat. Nanotech. **12**, 980 (2017)

Separating the effects of STT and VCMA (voltage control of magnetic anistropy)



E. Grimaldi, V. Krizakova, K. Garello, PG et al., Nat. Nanotech. 15, 111 (2020)

Field-free SOT switching of a 3-terminal MTJ below 1 ns





$$H_{ext} = 0$$



V. Krizakova, K. Garello, PG et al., Appl. Phys. Lett. **116**, 232406 (2020)

umec

Garello et al., IEEE Symp. VLSI Technol., T194 (2019)

SOT vs STT switching: speed and efficiency



E. Grimaldi, V. Krizakova, K. Garello, PG et al., Nat. Nanotech. 15, 111 (2020)

SOT-MRAMs: figures of merit

Cell size (cost): > STT, < SRAM

Write energy: > STT

Write speed: > STT

Read speed: > STT at equal RDR

Endurance: > STT at high speed

CMOS compatibility: ok

- Downscale the MTJ and SOT current line
- Increase the STT bias.
- Exploit the VCMA effect.
- Increase the SOT efficiency



E. Grimaldi, V. Krizakova, K. Garello, PG et al., Nat. Nanotech. 15, 111 (2020)

Conclusions #1

- Single-shot dynamics driven by SOT in 3-terminal MTJs
- SOT incubation time due to strong anisotropy preventing domain nucleation
- Interplay of SOT, STT, VCMA, and Joule heating
- Extremely narrow switching time distributions can be achieved (std < 0.16 ns)
- Sub-ns field-free SOT switching with MTJ hard magnetic mask
- SOT becomes energy-competitive below 1 ns
- Strategies to improve SOT efficiency



Magnetic logic circuits driven by spin-orbit torques

ETH Zürich & Paul Scherrer Institute

Lab for Mesoscopic system:

Zhaochu Luo, Aleš Hrabec, Eugenie Kirk,

Jizhai Cui, Anja Weber, Sina Mayr,

Laura Heyderman



Lab for Magnetism and Interface Physics: Phuong Dao, Manuel Baumgartner,

Gunasheel Krishnaswamy, Giacomo Sala, Junxiao Feng, Pietro Gambardella

Paul Scherrer Institute

Swiss Light Source: Jaianth Vijayakumar, Tatiana Savchenko, Simone Finizio,

Armin Kleibert, Jörg Raabe

Lab for Micro & Nanotechnology: Vitaliy Guzenko

Proposals for spin-based logic devices



SOT-driven magnetic domain walls



Miron et al., *Nat. Mater*. 2011 Cai et al., *Nat. Electr*. 2020

Depinning



Haazen et al., Nat. Mater. 2013

Interplay of DMI and SOT



Thiaville et al., *Europhys. Lett.* 2012 Emori et al., *Nat. Mater.* 2013



Yang, Ryu & Parkin, Nat. Nano. 2015

Chirality control and positioning of DW



Franken et al., *Sci. Rep.* 2014 Chen et al., *Nat. Comm.* 2013

Advantages of magnetic DW logic

- Complete set of logic elements \rightarrow arbitrary logic circuit
- Same objects for logic inputs and outputs \rightarrow easy cascade
- Logic gate defined by geometric structure \rightarrow flexible design
- Emerging current-driven domain-wall memory devices

...







Manfrini et al. AIP Adv. (2018)

Zhao et al., IEEE Trans. Mag. 2011 Chang et al., IEEE J. Expl. Sol. State Comp. Dev. 2016

Implementing basic logic gates is not always straightforward...





D.Allwood et al. Science (2002)

From chiral Néel walls to chirally-coupled nanomagnets



 $H_{\rm DM} = -\vec{D}_{12} \cdot (\vec{m}_1 \times \vec{m}_2)$

Control of magnetic anisotropy by selective oxidation of Pt/Co/Al





Pt(6 nm)/Co(1.6 nm)/Al (2 nm) Pt(6 nm)/Co(1.6 nm)/AlOx (2 nm)





CONTROL OF MAGNETIC ANISOTROPY

Oxidation

Monso et al., Appl. Phys. Lett. 2002 Rodmacq et al., Phys. Rev. B 2009

Ion irradiation

Fassbender et al., J. Phys. D 2004 Haazen, Nat. Mat. 2013

Gating

Weisheit et al., Science 2007 Maruyama et al., Nat. Nano. 2009 Bauer et al., Nat. Mater 2013

Dao et al., Nano Lett. 19, 5930 (2019)

Chirally coupled OOP and IP nanomagnets



XPEEM @ SIM beamline/PSI

Luo, Dao, Hrabec, Heyderman, PG et al., Science 363, 1435 (2019)

Lateral exchange bias induced by chiral coupling



Luo, Dao, Hrabec, Heyderman, PG et al., Science 363, 1435 (2019)

Field-free spin-orbit torque switching of chirally coupled nanomagnets



Luo, Dao, Hrabec, Heyderman, PG et al., Science 363, 1435 (2019)



Current-driven domain-wall inverter

STXM measurement of an OOP-IP-OOP racetrack



The \otimes \odot DW is inverted into a \odot \otimes DW by the current pulses

Z. Luo, et al., Nature 579, 214 (2020).

Current-driven domain-wall inversion process





Luo, Hrabec, et al., Nature 579, 214 (2020)

Dao et al., Nano Lett. 19, 5930 (2019)

Nucleation of the reversed domains



V-shaped IP region provides a well defined nucleation center











Domain-wall NOT gate

We define \otimes = logical '1' and \odot = logical '0'





Current-driven operation of a NAND gate with a sequence of logic inputs



Luo, Hrabec, et al., Nature 579, 214 (2020)

A complete set of logic elements



Luo, Hrabec, et al., *Nature* **579**, 214 (2020)

Examples of DW logic circuits #1

AND gate

NAND+NOR circuit



Luo, Hrabec, et al., *Nature* **579**, 214 (2020)



Propagation delay time for DW motion



Issues to be addressed in the future



800 nm-wide DW inverter -----~150 m/s

Scaling down vs performances

Pinning DW speed Synchronization

Integration



Feedback loops





Carr

Sum

Conclusions #2

- DMI enables flexible design of synthetic chiral magnets
- Field-free switching in OOP-IP coupled magnets
- SOT DW injectors
- Current-driven DW inverter
- Reconfigurable NAND/NOR gate
- Logic operations with DWs in cascaded logic circuits

Z. Luo, et al., *Science* 363, 1435 (2019).
T.P. Dao, et al., *Nano Lett.* 19, 5930 (2019).
Z. Luo, et al., *Nature* 579, 214 (2020).
Z. Luo, et al., EU patent EP20161352.8.