

Spintronics Nanodevice

- How small can we make it and what else can we use it for -

Hideo Ohno¹⁻⁵

President, Tohoku University ¹Laboratory for Nanoelectronics and Spintronics, Research Institute of Electrical Communication, Tohoku University

²Center for Science and Innovation in Spintronics, Tohoku University
 ³Center for Spintronics Research Network, Tohoku University
 ⁴Center for Innovative Integrated Electronic Systems, Tohoku University
 ⁵WPI Advanced Institute for Materials Research, Tohoku University

Collaborators: S. Fukami, K. Watanabe, B. Jinnai, A. Kurenkov, W. A. Borders, T. Hanyu, T. Endoh, the CSIS team, and the team led by Supriyo Datta

Work supported in part by the ImPACT Program of CSTI, by the R&D Project for ICT Key Technology of MEXT, JST-OPERA, and by Grant-in-Aid for Specially Promoted Research (17H06093)





1. What spintronics delivers

2. Scaling further

3. Can you do more



Current Working Memories

DRAM: dense, 6F² SRAM: fast, 200F²

Volatile

Energy Consumption & Carbon Footprint of the IT Sector





Wednesday, July 18, 2018

Internet-connected devices produce 3.5% of global emissions within 10 years and 14% by 2040. (Source: Climate Home News)

Communications industry responsible for 20% of all the world's electricity in 2025. (Source: The Guardian)

Data centers consume 1/5 of Earth's power in 2025. (Source: Data Economy).

AI chip requirement for autonomous driving







http://archive.doobybrain.com/2013/09/03/office-building-lights-night/

Announcements of STT-MRAM 2017-2018



Samsung ready to mass produce MRAM chips 28nm FD-SOI process

Samsung Foundry will soon be ready to enter mass production of magnetoresistive random-access memory (MRAM) chips built using 28nm fully depleted silicon-on-insulator (FD-SOI) process technology, according to Korea media reports.

Digitimes, 26 Sep. 2017.





GLOBALFOUNDRIES press release, 20 Sep. 2017.





MRAM-info, 8 Jun. 2017.



Intel says its embedded 22nm MRAM is production ready			
In Octobe 22nn	n FinFET	CMOS	e company has successfully wafers.

MRAM-info, 20 Feb. 2019.

MTJ Size ~ several 10 nm

7

TOHOKU

Papers presented at IEDM2019





Demonstration of a Reliable <u>1 Gb</u> Standalone Spin-Transfer Torque MRAM For <u>Industrial Applications</u>

1Gbit High Density Embedded STT-MRAM in 28nm FDSOI Technology

Manufacturable 22nm FD-SOI Embedded MRAM Technology for Industrial-grade MCU and IOT Applications

2 MB Array-Level Demonstration of STT-MRAM Process and Performance Towards L4 Cache Applications

22nm STT-MRAM for <u>Reflow and Automotive Uses</u> with High Yield, Reliability, and Magnetic Immunity and with Performance and Shielding Options

Nonvolatile spintronic device - Magnetic Tunnel Junction -









$$\tau = \tau_0 e^{E/k_B T}$$

 $E/k_{\rm B}T > 80$

Perpendicular to the plane

Switching efficiency Footprint

Energy barrier E





 $+ K_i S$

V: volume S: area

shape anisotropy

interface anisotropy

Perpendicular MgO-CoFeB Magnetic Tunnel Junction





S. Ikeda et al., Nature Mat. 9, 721 (2010)

Electric-field control of magnets



Ferromagnetic transition and coercivity



Ferromagnetic semiconductor (In,Mn)As

Magnetization direction



10

5

-5

-10

@(deg.)

M Angle

+0.75

-1.50

2K

50 22.5 K 25 $R_{_{\mathsf{Hall}}}(\Omega)$ 0 -25 .5 MV/cm .5 MV/cm -50 0.5 -1.0 -0.5 0 1.0 B(mT)H. Ohno et al., Nature 408, 944 (2000)



D. Chiba *et al., Science* **301**, 943 (2003)

D. Chiba et al., Nature 455, 515 (2008)

0

Gate electric Field E (MV/cm)

-2

H = 0

2

Electric-field control







Thickness dependence of anisotropy in CoFeB/MgO





Double CoFeB-MgO interface structure



H. Sato and HO et al., Appl. Phys. Lett. 105, 062403 (2014).

MTJ/CMOS Low Power VLSIs



Prototype on 300 mm by Tohoku University



AI Processor by CMOS/MTJ VLSI





Associative processor includes **12 core unit processor**.

Process	90nm-CMOS/70nm- MTJ
Core Size	0.3mm x 0.9mm
Frequency	20 MHz
Supply Voltage	0.9 V
Average Operation Power	<u>600 μW</u> <u>(30μW/MHz)</u>

Y. Ma et al. Jpn. J. Appl. Phys. 55 04EF15 (2016).



• Operation Power: 28~40W

(40~57mW/MHz)

AI chip requirement for autonomous driving







Ultralow energy consumption processor







$$E = -\frac{M_S^2}{2\mu_0}V + K_i S$$





After B. Jinnai et al., Appl. Phys. Lett. 116, 160501 (2020).



Physical Vapor Deposition System (300mm)







Energy barrier E









After B. Jinnai et al., Appl. Phys. Lett. 116, 160501 (2020).

The shape-anisotropy MTJ





K. Watanabe et al., Nature Comm. 9, 663 (2018)







Magnetic tunnel junction : $E/k_{\rm B}T < 20$



Lecture by Richard Feynman (1981)



"Simulating Physics with Computers"



https://www.nature.com/articles/d41586-019-02781-4

Physics of Computation Conference at MIT on May 6-8, 1981 *"If you want to make a simulation of nature, you'd better make it quantum mechanical, …"*



"...the other way to simulate a probabilistic nature is by a computer which itself is probabilistic, ..."

Probabilistic computing

"Simulating Physics with Computers", International Journal of Theoretical Physics 21, 467-488 (1982).

Probabilistic computing



Boltzmann distribution

$$P(E,T) = \frac{1}{Z} \exp\left[-\frac{E(\Gamma)}{k_{\rm B}T}\right]$$

The lowest energy state is most-frequently observed. → Probabilistic computing

Procedure of probabilistic computing



- 1. Define an **energy (cost function)** for each given problem.
- 2. Mapping the cost function to a **physical system with probabilistic nature (stochastic neurons)**.
- 3. Acquiring statistics.
- 4. The most frequent state is the "answer".



What we did ...





(illustrative example of optimization)

Stochastic magnetic tunnel junction





Time (s)

Probabilistic bit (p-bit)



Time (ms)

Time (ms)

Time (ms)

K. Y. Camsari et al., IEEE Elec. Dev. Lett. 38, 1767 (2017).

Probabilistic circuit (p-circuit)





Cost function for integer factorization





Results of integer factorization





W. A. Borders et al., Nature 573, 390 (2019).

Comparison with quantum annealing machine

- Room temperature
- Manufacturable at the Mb-Gb level (STT-MRAM)
- Can implement many-body interactions easily
- No quantum supremacy

Comparison with CMOS-based simulated annealing

LFSR: Linear-feedback shift register LUT: Look-up table