Spintronic devices for artificial neural networks

<u>Saima A Siddiqui</u>



Materials Science and Engineering, University of Illinois Urbana Champaign

September 2, 2020

In-memory computing

Shuttled back and forth at high speeds between processor and memory is inefficient.



2

Computation in cognitive era is more data centric

filter (weights)

input image

output image

Traditional image processing

from memory 0 \otimes w **Element-wise Multiplication** Accumulation Input Output Filters M <u>?</u>∙ R Ε н

Image processing for classification

Sze et al., Proc. of the IEEE, 105, 12 (2017) 3

Layer by layer operation of <u>neural network</u> for classification task



What a unit cell of Neural Networks do

A typical operation in neural networks:



Architecture for in-memory computing: Neural network

Non-von Neumann architecture in which memory and processing coexist in some form – a radical departure inspired by the way the human brain works.



Non-magnetic non-volatile memories (NVMs)

Resistive random access

Phase change memory





Conductive bridge random access memory



Wong et. al., Nature Nano, 191-194, 2015

Magnetic NVM: Magnetic random access memory Magnetic tunnel junction (MTJ) converts spin into electrical resistance



Why spintronic?

- Non-volatility
- Low switching time, switching energy
- Small area and high bit resolution
- Relatively mature technology





RRAM = <u>R</u>esistive <u>R</u>andom <u>A</u>ccess <u>M</u>emory CBRAM = <u>C</u>onductive <u>B</u>ridge <u>R</u>andom <u>A</u>ccess <u>M</u>emory RCM = <u>Phase</u> <u>Change</u> <u>Memory</u> Wong et. al., **Nature**

PCM = <u>Phase</u> <u>Change</u> <u>Memory</u>

STT-MRAM = <u>Spin Transfer Torque-Magnetic Random A</u>ccess <u>Memory</u>

Wong et. al., Nature Nano, 191-194, 2015

Outline

- Analog devices
 - Synaptic device
 - Thresholding device
- Digitized devices using magnetic tunnel junctions
 - Synaptic device
 - Thresholding device
- System design with analog devices

Novel logic device with domain wall-magnetic tunnel junction Position of domain wall defines the logic state of the device





Currivan-Incorvia et. al., IEEE Mag Lett., 3, 3000104 (2012) 11

Inverter operation using Domain wall magnetic tunnel junction



Currivan-Incorvia, Siddiqui et. al., Nature Communications, 7, 10275, 2016 12

Architecture for in-memory computing: Neural network



Analog circuitry (reconfigurable resistor as weighting device) for neuromorphic computing

Reference magnetic layer (top contact)

Magnetic tunnel barrier

Prof. Kaushik Roy, Jun 2016 Dutta, Siddiqui et al., IEEE Int Symp Nano, 83-88 (2017)

Bottom contact

Magnetic domain wall (DW)

Architecture for in-memory computing: Neural network

Analytical Model for Width w(x) to generate activation function

- Input: current I_{IN}
- Output: resistance R_{MTJ}

•
$$R_{MTJ} = R_P\left(\frac{x_0}{L}\right) + R_{AP}\left(1 - \frac{x_0}{L}\right)$$

- x_0 = final domain wall position
- *L* = length of the magnetic tunnel junction
- Given:

•
$$\frac{dx}{dt} = v(x) = \begin{cases} 0, & J < J_C \text{ (i.e. } x = 0) \\ \eta(J(x) - J_C), J \ge J_C \text{ (i.e. } x > 0) \end{cases}$$

• $\frac{dx}{dt} = \eta \frac{I(x_0) - I_C}{w(x)d}$

Solution after integration: $w(x_0) = \frac{\eta t_0}{d} \frac{dI(x_0)}{dx_0}$

Dutta, Siddiqui et al., IEEE Int Symp Nano, 83-88 (2017). 16

Analog circuitry (threshold function generator) for neuromorphic

Outline

- Analog devices
 - Synaptic device
 - Thresholding device
- Digitized devices using magnetic tunnel junctions
 - Synaptic device
 - Thresholding device
- System design with analog devices

Development of magnetic tunnel junction

*SAF = Synthetic antiferromagnet

Development of magnetic tunnel junction

Different switching field of the CoFeB wire helps to nucleate domain walls on the edges of tunnel junctions

Measurement setup for current induced domain wall motion under magnetic tunnel junction

23

Siddiqui et al., Nano Lett., 20, 2, 1033–1040 (2020) 24

Summary of synaptic devices

Activation function generation by engineering the area of the magnetic tunnel junctions

Siddiqui et al., Nano Lett., 20, 2, 1033–1040 (2020) 26

Experimental demonstration of activation function generation by engineering the area of the magnetic tunnel junctions

Siddiqui et al., Nano Lett. , 20, 2, 1033–1040 (2020) 27

Summary of synaptic and thresholding devices

Required energy is very small compared to other non-volatile memories

- Prototype device
 - The power required to switch the prototype MTJs = 150μ W 2000μ W.
 - Current pulse width = 8 nsec
 - Energy consumption per weight update
 = 1 pJ 16 pJ similar to resistive RAM
- Scaled device
 - MTJ width = 20 nm
 - Width of CoFeB wire = 25 nm
 - Current pulse width = 8 nsec
 - Energy consumption per weight update = 18 fJ - 36 fJ

Biological synapses need ~fJ energy to change the weight

Siddiqui et al., Nano Lett. , 20, 2, 1033–1040 (2020)

Laughlin *et al*., Nat Neurosci, 1, 36-41, 1998 ²⁹

Outline

- Analog devices
 - Synaptic device
 - Thresholding device
- Digitized devices using magnetic tunnel junctions
 - Synaptic device
 - Thresholding device
- System design with analog devices

Architecture of the logic-in-memory system

Shared architecture for memory access and neural network logic

- Many neural network layers without conversion
- Similar to an RRAM architecture (Chi et al, ISCA 2016)

33

I/O

Key Benefits of This Design

- Synaptic MTJ: accurate variable resistance
 - Overcome limitation of prior MTJ designs since binary weights lead to a 20% accuracy loss
 - Neural network can be trained to overcome process variations
- Thresholding MTJ: accurate function evaluation
 - No extra overhead to store results
 - Direct layer-to-layer flow means fast deep nets
- Power with a 2×2 array: 68.6 μW (static)
 129 μW for read, else 15 nW (dynamic)

 $MTJ \ currents \ up \ to \ 10 \ \mu A \ (5 \times below \ other \ analog \ only \ design) \qquad \qquad Sengupta \ et \ al, \ IEEE \ Biomedical \ 2016$

• Latency: 4 ns (per layer) Same as the clock period of a CMOS-only design (many cycles/layer) Y. Chen et al, ISSCC 2016

Dutta, Siddiqui et al., IEEE Int Symp Nano, 83-88 (2017). 34

Future direction

Summary

 \bigcirc

Siddiqui et al., Nano Lett., 20, 2, 1033–1040 (2020)

Dutta, Siddiqui et al., IEEE Int Symp Nano, 83-88 (2017) Design of analog thresholding device • Linear synaptic device with magnetic tunnel junctions

Current (mA) Programmable nonlinear threshold device • Architecture of with electrical readout

Acknowledgements

Prof. Marc Baldo

Prof. Axel Hoffmann

Dr. Sumit Dutta

Dr. Astera Tang